

02/11/00  
jc598 U.S. PTO

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (4/98)  
Approved for use through 09/30/2000. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. Y0999-573

First Inventor or Application Identifier Cohen et al.

Title DIFFUSION BARRIER LAYER AND SEMICONDUCTOR...

Express Mail Label No. EL393559739US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. ☒ \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2. ☒ Specification [Total Pages 20]  
(preferred arrangement set forth below)
  - Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the invention
  - Brief Summary of the invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 2]
4. Oath or Declaration [Total Pages 8]
  - a. ☒ Newly executed (original or copy)
  - b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
    - i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7. ☒ Assignment Papers (cover sheet & document(s))
8. ☐ 37 C.F.R. § 3.73(b) Statement (when there is an assignee) ☒ Power of Attorney
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13. ☐ \* Small Entity Statement(s) ☐ Statement filed in prior application, Status still proper and desired (PTO/SB/09-12)
14. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15. ☒ Other: Associate Power of Attorney

\* NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: \_\_\_\_\_

Prior application information: Examiner \_\_\_\_\_ Group / Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.


## 17. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

Name	Rocco S. Barrese, Esq.				
Address	DILWORTH & BARRESE, LLP 333 Earle Ovington Blvd.				
City	Uniondale	State	New York	Zip Code	11553
Country	US	Telephone	(516) 228-8484	Fax	(516) 228-8516

Name (Print/Type)	Rocco S. Barrese	Registration No. (Attorney/Agent)	25,253
Signature		Date	2/11/00

CERTIFICATION UNDER 37 C.F.R. § 1.10 I hereby certify that this correspondence and the documents referred to as enclosed are being deposited with the United States Postal Service on date below in an envelope as "Express Mail Post Office to Addressee" Mail Label Number EL393559739US addressed to: Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

Dated: February 11, 2000

Michael E. Carmen

DIFFUSION BARRIER LAYER AND  
SEMICONDUCTOR DEVICE CONTAINING SAME

5

1. Technical Field

10

A diffusion barrier layer and semiconductor device containing same are described herein. More particularly, a novel diffusion barrier layer formed from silicon, carbon, nitrogen and hydrogen with the nitrogen being more concentrated near the lower and upper surfaces of the diffusion barrier layer, i.e., non-uniformly distributed throughout, and semiconductor devices containing such layers are described herein. Also described is a method for manufacturing the semiconductor device containing the diffusion barrier layer.

15

2. Description of the Related Art

20

Generally, semiconductor devices include a plurality of circuits which form an integrated circuit. Integrated circuits can be useful for computers and electronic equipment and can contain millions of transistors and other circuit elements that can be fabricated on a single silicon crystal semiconductor device, i.e., chip. For the device to be functional, a complex network of signal paths will normally be routed to connect the circuit elements distributed on the surface of the device. Efficient routing of these signals across the device can become more difficult as the complexity and number of the integrated circuits are increased. Thus, the formation of multi-level or multi-layered interconnection schemes such as, for example, dual damascene wiring structures, have become more desirable due to their efficacy in providing high speed signal routing patterns between large numbers of transistors on a complex semiconductor chip.

25

30

When fabricating integrated circuit wiring with a multi-layered scheme, an insulating or dielectric material, such as silicon oxide, will normally be patterned with several thousand openings to create conductive line openings and/or via openings using photoprocessing techniques, e.g., photolithography with subsequent etching by a plasma process. These via openings are typically filled with a conductive metal material, e.g., aluminum, copper, etc., to interconnect the active and/or passive elements of the integrated circuits. The semiconductor device is then polished to level its surface.

A diffusion barrier layer formed from, e.g., silicon nitride with the nitrogen being uniformly distributed throughout the layer, is then normally deposited over the planarized surface featuring the dielectric material and conductive metal material. Next, a dielectric material is deposited over the diffusion barrier layer, via and conductive line openings are created within the dielectric and barrier layers as before, another conductive metal material is deposited within the openings and another diffusion barrier layer is deposited thereon. The process is then repeated to fabricate a multi-layer interconnect wiring system. The diffusion barrier layers act as an adhesive for keeping the successive layers of the interconnect structure together. However, several problems exist when employing a diffusion barrier layer formed from silicon and nitrogen, i.e., silicon nitride, where the nitrogen is uniformly distributed throughout. Firstly, the diffusion barrier layer does not provide optimum adhesion thereby causing the risk of delamination in the semiconductor device during fabrication or service. Secondly, this type of diffusion barrier layer also causes the semiconductor device to possess a relatively high dielectric constant, typically between 6 and 7, thereby resulting in a higher capacitance between the conductive metal material causing the electric signals to travel at a slower speed with increased cross-talk through the interconnection wiring patterns.

It would be desirable to provide a semiconductor device containing a diffusion barrier layer that can provide a robust adhesion between the interconnection layers while also maintaining a relatively low dielectric constant for the device thereby allowing the electric signals to travel faster therethrough.

## SUMMARY

A novel diffusion barrier layer has been discovered. The novel diffusion barrier layer for use in semiconductor devices has an upper surface, a lower surface and a central portion and includes silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer, i.e., more concentrated near the lower and upper surfaces of the barrier layer as compared to the central portion of the diffusion barrier layer. Thus, the novel layer may be described as a trilayer with the middle layer comprised primarily of silicon, carbon and hydrogen and the upper and lower layers being comprised of

nitrogen, silicon, carbon, hydrogen and, optionally, oxygen.

A semiconductor device containing the diffusion barrier layer includes a substrate containing a first set of conductive metal elements, a first diffusion barrier layer applied to at least a portion of the substrate in contact with the conductive metal elements, the diffusion barrier layer having an upper surface, a lower surface and a central portion and being formed from silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout. Thus, for example, the nitrogen is concentrated near the lower and upper surfaces of the diffusion barrier layer as compared to the central portion of the diffusion barrier layer. The semiconductor device may also include a dielectric layer applied on the first diffusion barrier layer, line and via openings formed through both the dielectric layer and first diffusion barrier layer to expose the surface of at least one of the conductive metal elements so that a conductive metal material deposited within and filling the line and via openings provides a second set of electrical contact conductive metal elements. Optionally, a second diffusion barrier layer is applied in contact with at least a portion of the top surface of the second set of conductive metal elements, the diffusion barrier layer having an upper surface, a lower surface and a central portion and being formed from silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout.

A method for making the semiconductor device has also been discovered which includes the steps of:

- a) forming a first diffusion barrier layer on a semiconductor substrate containing a first set of conductive metal elements, the diffusion barrier layer having an upper surface, a lower surface and a central portion and comprising silicon, carbon, nitrogen and hydrogen and being deposited such that the nitrogen is non-uniformly distributed throughout;
- b) forming a dielectric layer on at least a portion of the first diffusion barrier layer;
- c) forming line and via openings in the dielectric layer and diffusion barrier layer to expose the top surface of at least one of the conductive metal elements in the first set thereof;
- d) depositing a conductive metal material within and filling the line and via openings to form a second set of conductive metal elements; and,
- e) forming a second diffusion barrier layer over the top surfaces of the second set of

conductive metal elements, the diffusion barrier layer having an upper surface, a lower surface and a central portion and comprising silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout.

The semiconductor device described herein containing a diffusion barrier layer formed from silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer advantageously possesses a low dielectric constant thereby causing the electric signals generated by the device to travel at a faster rate with reduced cross-talk while the diffusion barrier layer acts as an adhesive such that the semiconductor device is held together more robustly for an extended period of time.

#### BRIEF DESCRIPTION OF THE DRAWINGS:

Preferred embodiments of the invention are described below with reference to the drawings, which are described as follows:

FIG. 1A is a schematic cross-sectional view of a semiconductor substrate containing a first set of conductive metal elements;

FIG. 1B is a schematic cross-sectional view of the semiconductor substrate of FIG. 1A with a first diffusion barrier layer formed on a portion of the substrate in contact with the conductive metal elements;

FIG. 1C is a schematic cross-sectional view of the semiconductor substrate of FIG. 1B with a dielectric layer formed on the first diffusion barrier layer;

FIG. 1D is a schematic cross-sectional view of the semiconductor substrate of FIG. 1C with etched line and via openings;

FIG. 1E is a schematic cross-sectional view of the semiconductor substrate of FIG. 1D with a conductive metal material deposited in the etched openings to form a second set of conductive metal elements; and,

FIG. 1F is a schematic cross-sectional view of the semiconductor substrate of FIG. 1E with a second diffusion barrier layer formed on the top surfaces of the dielectric layer and second set of conductive metal elements.



## DESCRIPTION OF THE PREFERRED EMBODIMENTS

A semiconductor device in accordance with this disclosure includes a semiconductor substrate including, for example, a first dielectric layer and a first set of conductive metal elements, and a first diffusion barrier layer applied on at least a portion of the substrate in contact with at least a portion of the conductive metal elements. The semiconductor device may also include a second dielectric layer applied on the diffusion barrier layer, line and via openings formed within both the second dielectric layer and first diffusion barrier layer and exposing the surface of at least one of the conductive metal elements therein, a conductive metal material deposited within and filling the openings to form a second set of conductive metal elements, and, a second diffusion barrier layer applied on the top surface thereof.

As seen in the embodiments shown in FIGS. 1A-1F, the semiconductor device described herein can be formed by first providing a semiconductor substrate 8 that is of the conventional type and may contain, for example, circuitry and other interconnection levels. Generally, the semiconductor substrate 8 will have a dielectric layer 10 with conductive metal material being deposited in and filling line openings to provide a first set of conductive metal elements 12. Suitable materials for dielectric layer 10 and conductive metal elements 12 can include any conventional dielectric and conductive metal material known to one skilled in the art. Preferred materials include, but are not limited to, fluorinated  $\text{SiO}_2$ ,  $\text{SiO}_2$ , organic thermoset or thermoplastic dielectrics such as polyimides, polyarylenes ethers, benzocyclobutenes and the like, spin on glasses with or without porosity such as hydrogen silsesquioxane, methyl silsesquioxane, tetraethyl orthosilicate based spin on films and the like, amorphous alloys of Si, O, C and H, amorphous alloys of Si, O, F and H and the like for dielectric layer 10 with the organic dielectrics being preferred for use herein and Ti, TiN, TiW, Ta, TaN, W, Al, Pd, Cu and the like and combinations thereof for conductive metal elements 12 with Cu being the preferred material for use herein. Techniques for forming dielectric layer 10 and conductive metal elements 12 on substrate 8 (e.g., chemical vapor deposition, physical vapor deposition, spin coating and curing, and electroplating) are within the purview of one skilled in the art. The dielectric layer 10 and conductive metal elements 12 formed therein can then be subjected to a planarization process such as, for example, a standard CMP polishing process known to one

skilled in the art to advantageously provide a substantially planar surface as generally depicted in FIG. 1A.

Following the formation of dielectric layer 10 and conductive metal elements 12, a first diffusion barrier layer 14 having an upper surface 14a, lower surface 14b and central portion 14c formed from silicon, carbon, nitrogen and hydrogen with nitrogen being non-uniformly distributed throughout is applied to at least a portion of the substrate in contact with at least a portion of conductive metal elements 12. Thus, the nitrogen is relatively more concentrated near upper and lower surfaces 14a and 14b as compared to central portion 14c. In general, diffusion barrier layer 14 is formed by subjecting semiconductor substrate 8 to plasma enhanced chemical vapor deposition (PECVD) employing any conventional PECVD reactor or chamber.

Alternatively, diffusion barrier layer 14 may be formed by atomic layer deposition. When employing PE CVD, the interior walls of the reactor or chamber are coated with a film of, for example, silicon nitride. By coating the walls of the reactor with silicon nitride greater adhesion of the barrier layer 14 to the top surfaces of the substrate, e.g., dielectric layer 10 and conductive metal elements 12, can be achieved.

Next, the semiconductor substrate 8 is placed in the PECVD reactor. Typically, the exposed top surface of the conductive metal elements 12, e.g., Cu, will contain contaminants such, for example, oxides of Cu (due to air oxidation of the Cu), which can lead to inferior adhesion of the diffusion barrier layer to the conductive metal elements 12. Thus, it is preferable to remove substantially all of the contaminants. Accordingly, substrate 8 is subjected to a plasma cleaning by injecting a gas flow of, e.g., pure  $\text{NH}_3$ , or a gas mixture containing a nitrogen-containing gas such as, e.g.,  $\text{NH}_3$ , with optional other gases into the reactor to form a plasma which advantageously removes the contaminants. Alternatively a gas mixture containing  $\text{H}_2$  may be used for plasma cleaning.

It is particularly advantageous to employ a nitrogen-containing gas mixture because during the plasma cleaning a thin film containing nitrogen is formed on the top surfaces of dielectric layer 10 and conductive metal elements 12, e.g., Cu, which is lower surface 14b of the resulting diffusion barrier layer, and it has been found that this film reacts with the Cu thereby providing greater adhesion of the film to the conductive metal elements 12. It has also been

found that this thin film containing nitrogen also renders the top surface of the Cu elements resistant to oxidation by air. Generally, when applying this film, the nitrogen-containing film will have (1) a nitrogen content of about 1-20 atomic % N and preferably about 5 atomic % and (2) a nitrogen:carbon ratio of less than about 0.2 and will range from about 0.1 to about 0.5. It is to be understood that small amounts of oxygen, e.g., in an amount less than about 5 atomic % and preferably less than about 2 atomic %, may optionally be present in the film due to, e.g., air exposure or another source of oxygen. The thickness of the nitrogen-containing film will ordinarily range from about 1 nm to about 10 nm and preferably from about 2 nm to about 4 nm. A thin film is required herein since the greater the thickness of the film the greater amount of nitrogen will be present in the film which will result in a higher dielectric constant of the semiconductor device. The temperature and power employed during this step can range from about 200°C to about 500°C at a power of from about 100 watts to about 1,000 watts. The time period for removing the contaminants and forming the film will generally not exceed about 120 seconds.

Following the removal of the contaminants and formation of the foregoing nitrogen-containing film, a gas mixture of, for example, an organosilane containing silicon, carbon and hydrogen, and an inert gas is injected into the PECVD reactor to form a silicon/carbon/hydrogen-containing film on the top surface of the thin nitrogen-containing film, i.e., central portion 14c of the resulting diffusion barrier layer. Useful organosilane gas mixtures include methylsilane, dimethylsilane, trimethylsilane, tetramethylsilane and the like. Alternatively, mixtures of silane and a hydrocarbon gas, e.g., methane, ethylene, acetylene, etc., can also be used. Suitable inert gases for use herein include argon, helium and the like with helium being preferred.

The thickness of the silicon/carbon/hydrogen-containing film will ordinarily range from about 5 nm to about 100 nm and preferably from about 20 nm to about 60 nm. In general, the temperature employed can range from about 200°C to about 500°C with a power of from about 100 watts to about 1,000 watts with about 500 watts being preferred. The time period for forming the film can range from about 10 to about 30 seconds.

Next, the silicon/carbon/hydrogen-containing film is subjected to a plasma treatment to render the film more dense and less permeable to gases thereby allowing the nitrogen employed



in the following plasma step described below to remain at the upper surface of the silicon/carbon/hydrogen-containing film. It is advantageous for the nitrogen to remain at the upper surface and not to penetrate into the silicon/carbon/hydrogen-containing film in order to preserve the low dielectric constant of the silicon/carbon/hydrogen-containing film. Also this nitrogen-containing upper surface results in a strong adhesion of the dielectric layer 16 onto the diffusion barrier film 14 which is described below. The plasma employed can be any suitable gas, e.g., helium, and is typically injected into the reactor for a time period of from about 10 to about 60 seconds with the power ranging from about 100 watts to about 500 watts.

Following the plasma treatment, a second nitrogen-containing gas plasma is injected into the reactor to form a second nitrogen-containing film, i.e., upper surface 14a of the resulting diffusion barrier layer, thereby completing the formation of the first diffusion barrier layer 14. Suitable nitrogen-containing gases include, for example,  $\text{NH}_3$ , a mixture of  $\text{NH}_3$  and  $\text{N}_2$  and the like. Generally, when applying this film, the nitrogen-containing film will have (1) a nitrogen content of about 1-20 atomic % N and preferably about 5 atomic % N and (2) a nitrogen:carbon ratio in the range of from about 0.1 to about 0.5, preferably less than about 0.2. It is to be understood that the nitrogen-containing film may optionally include small amounts of oxygen, usually in an amount less than about 5 atomic % and preferably less than about 2 atomic %, due to, e.g., air exposure or another source of oxygen. The nitrogen-containing film will ordinarily have a thickness ranging from about 1 nm to about 10 nm and preferably from about 2 nm to about 5 nm. Parameters for forming the second nitrogen-containing film (e.g., temperature, time, power, etc.) can range from about 200°C to about 500 °C for the temperature, from about 5 to about 100 seconds for the time and from about 50 watts to about 500 watts for the power. Optionally, the completed diffusion barrier layer 14 can contain, e.g., from about 1 to about 5 atomic % oxygen, due to air exposure or another source of oxygen

It is also contemplated that alternative methods for depositing the diffusion barrier layer of this invention can be employed herein. For example, the diffusion barrier layer can be deposited employing pulsed CVD or atomic layer deposition methods whereby very thin layers of each film deposited in forming the diffusion barrier layer are produced with a high degree of composition control such that the desired nitrogen distribution is achieved in the diffusion barrier

layer.

Once the first diffusion barrier layer 14 has been formed, dielectric layer 16 can be applied onto the surface of the diffusion barrier layer 14 (See FIG. 1C). However, prior to forming dielectric layer 16 it is particularly advantageous to optionally treat the surface of diffusion barrier layer 14 with an adhesion promoter. Suitable adhesion promoters for use herein can be any conventional adhesion promoter known to one skilled in the art. Preferred adhesion promoters include organosilanes such as, e.g.,  $\gamma$ - amino propylsilane and the like. Techniques for treating the surface of the barrier layer 14 with an adhesion promoter are within the purview of one skilled in the art, for example, by employing a spin coater. The dielectric material used herein to form dielectric layer 16 can be any suitable dielectric known to one skilled in the art. Preferred dielectric materials for use herein include, but are not limited to, fluorinated  $\text{SiO}_2$ ,  $\text{SiO}_2$ , organic thermoset or thermoplastic dielectrics such as, for example, polyimides, polyarylene ethers, benzocyclobutenes and the like, spin on glasses with or without porosity such as hydrogen silsesquioxane, methyl silsesquioxane, tetraethyl orthosilicate based spin on films and the like, amorphous alloys of Si, O, C and H, amorphous alloys of Si, O, F and H and the like with the organic dielectrics being preferred for use herein.

The dielectric layer 16 can ordinarily be applied on the surface of barrier layer 14 as a substantially planarized layer. A substantially planarized layer can be achieved either directly through the formation process, e.g., in the case of spin on film, or by applying known and conventional procedures, e.g., chemical-mechanical polishing (CMP), once the dielectric layer 16 has been formed. The dielectric layer will ordinarily have a thickness that will range from about 200 nm to about 1,000 nm and preferably from about 300 nm to about 700 nm. Techniques for forming the dielectric layer 16 are within the purview of one skilled in the art.

Once the dielectric layer 16 has been formed on the surface of diffusion barrier layer 14, line openings 17 and via openings 18 are then created within dielectric layer 16 and barrier layer 14 to expose the top surface of at least one of the conductive metal elements 12. (See FIG. 1D). It is particularly advantageous to create line and via openings that are of a mono or dual damascene (via plus next level conductor) wiring structure for use herein. Line and via openings such as the dual damascene structure can be formed in dielectric layer 16 and barrier layer 14 by

techniques known to those skilled in the art. For example, a resist layer (not shown) can be applied to the top surface of the dielectric layer 16. The resist layer is patterned and developed using known photolithographic techniques. Then etching(s) is conducted to form openings 17 and 18, such as, by employing a suitable anisotropic etching technique, e.g., reactive ion etching (RIE). Parameters for creating openings 17 and 18 (e.g., type of etchant(s), concentration of etchant(s), time, temperature, etc.) are within the purview of one skilled in the art. The desired dimensions of each opening 17 and 18 will normally vary according to the current-carrying requirements for a given conductor.

Following the formation of openings 17 and 18, a conductive metal material is deposited within and fills each opening 17 and 18 to form a second set of conductive metal elements 20 as shown in FIG. 1E. The second set of conductive metal elements 20 can be formed by any known or conventional procedure, for example, by electroplating or selective or non-selective chemical vapor depositions (CVD's), sputtering or other physical vapor deposition. Any conventional conductive metal material can be used herein. Suitable metal materials for forming conductive metal elements 20 include, but are not limited to, Ti, TiN, TiW, Ta, TaN, W, Al, Cu, Pd and the like and combinations thereof with Cu being preferred for use herein.

A second diffusion barrier layer 22 having upper surface 22a, lower surface 22b and central portion 22c is then formed on the top surfaces of dielectric layer 16 and conductive metal elements 20 (See FIG. 1F). Techniques and parameters (e.g., time, temperature, power, etc.) for forming diffusion barrier layer 22 has been described hereinabove with respect to first diffusion barrier layer 14 and can be used to form diffusion barrier layer 22. Thicknesses for each of the above described films applied in forming diffusion barrier layer 14 will generally be the same as those used in forming diffusion barrier layer 22.

If desired, additional layers (not shown) can be applied to diffusion barrier layer 22. For example, a dielectric layer can first be applied to diffusion barrier layer 22 with line and via openings being created within the dielectric layer and barrier layer 22 to expose at least a portion of the top surface of conductive metal elements 20. A conductive metal material, e.g., Cu, can be deposited within and fills each opening to form a third set of conductive metal elements. Next, a third diffusion barrier layer as discussed hereinabove can be formed thereon.

The following example as compared to the comparative examples are illustrative of the present invention.

#### EXAMPLE 1

5 The following example is given to illustrate the adhesion of a diffusion barrier layer within the scope of this invention to a conductive metal material. The method employed in this example has also been used to deposit each of the three films in forming the completed diffusion barrier layer of this invention in integrated circuit test sites having three patterned metal layers according to the general description given above.

10 The semiconductor substrate used in this example consisted of an unpatterned copper film deposited on a silicon wafer substrate of 200 mm diameter with a suitable combination of adhesion layers deposited between the copper film and the silicon substrate. Examples of suitable adhesion layers are silicon nitride or silicon oxide on the silicon wafer and an adhesive metal such as Ti, Ta or Cr. Thus, the substrate is described as a Cu/adhesive metal/silicon  
15 nitride/silicon wafer. The copper film was then polished by CMP to produce a substantially planarized copper surface. Next, a plasma enhanced chemical vapor deposition (PE CVD) reactor model DxZ made by Applied Materials was used to deposit the diffusion barrier layer. Prior to forming the diffusion barrier layer, the interior walls of the PE CVD reactor were coated with a film composed of silicon, nitrogen and hydrogen (a silicon nitride coating).

20 The test substrate containing the un-patterned copper film was positioned on a heater block in the reactor at a temperature of 350°C. The oxide of copper and other contamination was removed from the copper surfaces as follows: a gas flow of pure NH<sub>3</sub> was admitted to the reactor at a pressure of 4.5 torr and a plasma was formed using 325 watts of RF power for 45 seconds. The substrate temperature reached approximately 350°C with a first nitrogen-containing film of  
25 about 2 to about 4 nm thick being deposited on the substrate during this time. Next, a gas mixture composed of trimethylsilane gas and helium was admitted to the reactor at a pressure of 8.7 torr and a plasma was formed for 30 seconds to deposit a silicon, carbon and hydrogen film at a thickness of 55 nm. A helium plasma step was then used to render the silicon/carbon/hydrogen film more dense and less permeable to gases by flowing He in the reactor at a pressure of 8.7 torr

and applying of 250 watts of RF power for 40 seconds.  $\text{NH}_3$  was then added to this plasma for 10 seconds while leaving other conditions constant. The separate plasma step using the mixture of  $\text{NH}_3$  and He formed a thin second nitrogen-containing film by adding nitrogen to the top 3 nm of the silicon/carbon/hydrogen film to form the diffusion barrier layer. The thicknesses of the first and second nitrogen-containing films were measured by Transmission Electron Microscopy (TEM) and the compositions of each film were measured by an Auger Electron Spectroscopy (AES) depth profile.

The diffusion barrier layer of this example was further characterized by X-ray photoelectron spectroscopy (XPS) to obtain both atomic concentrations (excluding hydrogen atoms) and to obtain chemical bonding information. The barrier layer deposited and treated as described above was analyzed with XPS. The atomic concentrations in the upper surface of the layer of Si, C, O, and N were 30%, 56%, 10% and 3.3%, respectively, with around 80% of the Si atoms exhibiting chemical bonding characteristic of silicon carbide and silicon nitride. The remaining Si exhibited bonding characteristic of silicon oxide. Approximately 45% of the C atoms exhibited chemical bonding characteristic of silicon carbide and 55% exhibited bonding similar to organic compounds (including, e.g., methyl carbon). These results demonstrated that the diffusion barrier layer contained silicon carbon, nitrogen and oxygen in various bonding states and that the carbon is predominantly silicon carbide and organic in nature with the barrier layer containing a very small amount of silicon nitride.

A Peel Test was then performed on the test substrate both before and after subjecting the test substrate to 6 thermal stress cycles to  $400^\circ\text{C}$  for 45 minutes. The Peel Test was performed by coating the test vehicle with Polyimide (20 microns thick), cutting the substrate into rectangular strips (about  $100 \times 0.5$  cm), and subjecting each strip to a calibrated Peel Force. A Peel Strength of 70 g/mm was measured before thermal stress and 69 g/mm after thermal stress with this Peel Strength being completely uniform on the entire copper wafer surface (100% of area showed strong adhesion).

#### COMPARATIVE EXAMPLE 1

The following comparative example is given to illustrate poor adhesion of a diffusion



barrier layer outside the scope of this invention to a conductive metal material.

The semiconductor substrate of Example 1 consisting of an unpatterned copper film deposited on a silicon wafer substrate of 200 mm diameter with a suitable combination of adhesion layers deposited between the copper film and the silicon substrate with the copper film being polished by CMP to produce a substantially planarized copper surface was employed in this example.. Examples of suitable adhesion layers are silicon nitride or silicon oxide on the silicon wafer and an adhesive metal such as Ti, Ta or Cr. Thus, the substrate is described as a Cu/adhesive metal/silicon nitride/silicon wafer. The PE CVD reactor used in Example 1 was also used in this example. First, prior to forming the diffusion barrier layer, the interior walls of the PE CVD reactor were coated with a film composed of silicon, oxygen and hydrogen (a silicon oxide coating).

The substrate containing the un-patterned copper film was positioned on a heater block in the reactor at a temperature of 350°C. Next, the oxide of copper and other contamination was removed from the copper surfaces as follows: a gas flow of pure NH<sub>3</sub> was admitted to the reactor at a pressure of 4.5 torr and a plasma was formed using 325 watts of RF power for 15 seconds. The substrate temperature reached approximately 350°C and during this time of 15 seconds a thin interfacial layer was deposited on the copper film which had a substantial oxygen content thereby producing poor adhesion to the copper surface. Next, a gas mixture composed of trimethylsilane gas and He was admitted to the reactor at a pressure of 8.7 torr and a plasma was formed for 30 seconds to deposit a silicon/carbon/hydrogen film at a thickness of 55nm. A He plasma step was used to render the film more dense and less permeable to gases by flowing He in the reactor at a pressure of 8.7 torr and applying 250 watts of RF power for 20 seconds thereby forming the diffusion barrier layer.

The Peel Test of Example 1 was then performed on the test substrate both before and after subjecting the test substrate to 6 thermal stress cycles to 400°C for 45 minutes. A Peel Strength ranging from 0 to 40 g/mm was measured before thermal stress and 0 g/mm after thermal stress. The Peel Strength was non-uniform on the copper wafer surface with about 60% of the area showing 0 g/mm (spontaneous delamination) and 40% of the area showing 40 g/mm.

## COMPARATIVE EXAMPLE 2

The following comparative example is given to illustrate poor adhesion of a diffusion barrier layer outside the scope of this invention to a conductive metal material.

5 The semiconductor substrate of Example 1 consisting of an unpatterned copper film deposited on a silicon wafer substrate of 200 mm diameter with a suitable combination of adhesion layers deposited between the copper film and the silicon substrate with the copper film being polished by CMP to produce a substantially planarized copper surface was employed in this example.. Examples of suitable adhesion layers are silicon nitride or silicon oxide on the silicon wafer and an adhesive metal such as Ti, Ta or Cr. Thus, the substrate is described as a  
10 Cu/adhesive metal/silicon nitride/silicon wafer. The PE CVD reactor used in Example 1 was also used in this example. First, prior to forming the diffusion barrier layer, the interior walls of the PE CVD reactor were coated with a film composed of Si, C and H (a SiCH coating) by depositing trimethylsilane and He as the reactive gas.

15 The test substrate containing the un-patterned copper film was positioned on a heater block in the reactor at a temperature of 350°C. Next, the oxide of copper and other contamination was removed from the copper surfaces as follows: a gas flow of pure NH<sub>3</sub> was admitted to the reactor at a pressure of 4.5 torr and a plasma was formed using 325 watts of RF power for 15 seconds with the substrate temperature reaching approximately 350°C. A thin interfacial layer containing substantial carbon content was deposited on the copper film thereby  
20 producing poor adhesion to the copper surface. A gas mixture composed of trimethylsilane gas and He was admitted to the reactor at a pressure of 8.7 torr with a plasma being formed for 30 seconds to deposit a silicon/carbon/hydrogen film at a thickness of 55nm. A He plasma step was used to render the film more dense and less permeable to gases by flowing He in the reactor at a pressure of 8.7 torr and applying of 250 watts of RF power for 20 seconds thereby forming the  
25 diffusion barrier layer.

The Peel Test of Example 1 was then performed on the test substrate both before and after subjecting the test substrate to 6 thermal stress cycles to 400°C for 45 minutes. A Peel Strength ranging from 0 to 5 g/mm was measured before thermal stress and 0 g/mm after thermal stress. The Peel Strength was non- uniform on the copper wafer surface with about 90% of the

area showing 0 g/mm spontaneous delamination and 10% of the area showing from 2 to 5 g/mm.

Although the invention has been described in its preferred form with a certain degree of particularity, obviously many changes and variations are possible therein and will be apparent to those skilled in the art after reading the foregoing description. It is therefore to be understood  
5 that the present invention may be presented otherwise than as specifically described herein without departing from the spirit and scope thereof.

WHAT IS CLAIMED IS:

1. A diffusion barrier layer for semiconductor devices the diffusion barrier layer having an upper surface and a lower surface and a central portion and comprising silicon, carbon, nitrogen and hydrogen, with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer.

2. The diffusion barrier layer of Claim 1 wherein the nitrogen is more concentrated near the upper surface of the diffusion barrier layer compared to the central portion of the diffusion barrier layer.

3. The diffusion barrier layer of Claim 1 wherein the nitrogen is more concentrated near the lower surface of the diffusion barrier layer compared to the central portion of the diffusion barrier layer.

4. The diffusion barrier layer of Claim 1 wherein the nitrogen is more concentrated near the lower and upper surfaces of the diffusion barrier layer compared to the central portion of the diffusion barrier layer.

5. The diffusion barrier layer of Claim 1 further comprising oxygen.

6. The diffusion barrier layer of Claim 1 wherein a portion of the carbon and the silicon in the layer is in the form of silicon carbide.

7. A semiconductor device comprising  
a substrate containing conductive elements; and,  
a diffusion barrier layer applied to at least a portion of the substrate in contact with the conductive metal elements, the diffusion barrier layer having an upper surface and a lower surface and a central portion, and comprising silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer.

8. The semiconductor device of Claim 7 wherein the nitrogen is more concentrated near the upper surface of the diffusion barrier layer compared to the central portion of the diffusion barrier layer.

9. The semiconductor device of Claim 7 wherein the nitrogen is more concentrated near the lower surface of the diffusion barrier layer compared to the central portion of the diffusion barrier layer.

10. The semiconductor substrate of Claim 7 wherein the nitrogen is more concentrated near the lower and upper surfaces of the diffusion barrier layer as compared to the central portion of the diffusion barrier layer.

11. The semiconductor device of Claim 7 wherein the nitrogen is distributed only in the upper surface of the diffusion barrier layer.

12. The semiconductor device of Claim 7 wherein the conductive elements are made from a metal selected from the group consisting of Ti, TiN, TiW, Ta, TaN, W, Al, Pd, Cu and combinations thereof.

13. The semiconductor device of Claim 7 wherein the conductive elements are made from Cu.

14. The semiconductor device of Claim 7 wherein the thickness of the diffusion barrier layer is from about 7 nm to about 120 nm.

15. The semiconductor device of Claim 7 wherein the thickness of the diffusion barrier layer is from about 24 nm to about 68 nm.

16. The semiconductor device of Claim 7 wherein a portion of the carbon and the silicon in the layer is in the form of silicon carbide.

17. A method for making a semiconductor device which comprises the steps of:  
a) providing a substrate containing conductive elements; and  
b) forming a diffusion barrier layer on at least a portion of the substrate in contact with the conductive metal elements, the diffusion barrier layer having an upper surface and a lower surface and a central portion, and comprising silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer.

18. The method of Claim 17 wherein the step of forming a diffusion barrier layer results in the nitrogen being more concentrated near the upper surface of the diffusion barrier layer compared to the central portion of the diffusion barrier layer.

19. The method of Claim 17 wherein the step of forming a diffusion barrier layer results in nitrogen being more concentrated near the lower surface of the diffusion barrier layer compared to the central portion of the diffusion barrier layer.



20. The method of Claim 17 wherein step of forming a diffusion barrier layer results in the nitrogen being more concentrated near the lower and upper surfaces of the diffusion barrier layer as compared to the central portion of the diffusion barrier layer.

21. The method of Claim 17 wherein the step of forming a diffusion barrier layer results in diffusion barrier layer further comprising oxygen.

22. The method of Claim 17 wherein the substrate provided in step (a) contains conductive elements formed from a metal selected from the group consisting of Ti, TiN, TiW, Ta, TaN, W, Al, Pd, Cu and combinations thereof.

23. The method of Claim 17 wherein the conductive elements are formed from Cu.

24. The method of Claim 17 wherein the step of forming a diffusion barrier layer produces a diffusion barrier layer having a thickness from about 7 nm to about 120 nm.

25. The method of Claim 17 wherein the step of forming a diffusion barrier layer produces a diffusion barrier layer having a thickness from about 24 nm to about 68 nm.

26. The method of Claim 17 wherein the step of forming the diffusion barrier layer comprises atomic layer deposition.

27. The method of Claim 17 wherein a portion of the carbon and the silicon in the layer is in the form of silicon carbide.

28. A method comprising: forming a diffusion barrier layer on a conductive material, the diffusion barrier layer having an upper surface and a lower surface and a central portion and comprising silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer, whereby adhesion between the conductive material and the diffusion barrier layer is improved compared to the adhesion between the same conductive material and a diffusion barrier layer having a uniform nitrogen distribution.

29. The method of Claim 28 wherein the nitrogen is more concentrated near the upper surface of the diffusion barrier layer compared to the central portion.

30. The method of Claim 28 wherein the nitrogen is more concentrate near the lower surface of the diffusion barrier layer compound to the central portion.

31. The method of Claim 28 wherein the nitrogen is more concentrated near the lower and upper surfaces of the diffusion barrier layer as compared to the central portion of the

diffusion barrier layer.

32. The method of Claim 28 wherein the diffusion barrier layer further comprises oxygen.

5 33. The method of Claim 28 wherein the conductive material is selected from the group consisting of Ti, TiN, TiW, Ta, TaN, W, Al, Pd, Cu and combinations thereof.

34. The method of Claim 28 wherein the conductive metal material is Cu.

## ABSTRACT OF THE DISCLOSURE

A semiconductor device containing a diffusion barrier layer is provided. The semiconductor device includes at least a semiconductor substrate containing conductive metal elements; and, a diffusion barrier layer applied to at least a portion of the substrate in contact with the conductive metal elements, the diffusion barrier layer having an upper surface and a lower surface and a central portion, and being formed from silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer. Thus, the nitrogen is more concentrated near the lower and upper surfaces of the diffusion barrier layer as compared to the central portion of the diffusion barrier layer. Methods for making the semiconductor devices are also provided.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E




FIG. 1F



---

**COMBINED DECLARATION AND POWER OF ATTORNEY**

(ORIGINAL, DESIGN, NATIONAL STAGE OF PCT, SUPPLEMENTAL,  
DIVISIONAL, CONTINUATION OR CIP)

---

As a below named inventor, I hereby declare that:

**TYPE OF DECLARATION**

This declaration is of the following type: *(check one applicable item below)*

- ☒ original  
☐ design  
☐ supplemental

NOTE: If the declaration is for an International Application being filed as a divisional, continuation or continuation-in-part application do not check next item; check appropriate one of last three items.

- ☐ national stage of PCT

NOTE: If one of the following 3 items apply then complete and also attach ADDED PAGES FOR  
DIVISIONAL, CONTINUATION OR CIP.

- ☐ divisional  
☐ continuation  
☐ continuation-in-part (CIP)

**INVENTORSHIP IDENTIFICATION**

WARNING: If the inventors are each not the inventors of all the claims an explanation of the facts, including the ownership of all the claims at the time the last claimed invention was made, should be submitted.

My residence, post office address and citizenship are as stated below next to my name, I believe I am the original, first and sole inventor *(if only one name is listed below)* or an original, first and joint inventor *(if plural names are listed below)* of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**TITLE OF INVENTION**

DIFFUSION BARRIER LAYER AND SEMICONDUCTOR DEVICE CONTAINING SAME

## SPECIFICATION IDENTIFICATION

the specification of which: *(complete (a), (b) or (c))*

(a) ☒ is attached hereto.

(b) ☐ was filed on \_\_\_\_\_ as Serial No. \_\_\_\_\_ or Express Mail No., as Serial No. not yet known \_\_\_\_\_ and was amended on \_\_\_\_\_ *(if applicable)*.

NOTE: Amendments filed after the original papers are deposited with the PTO which contain new matter are not accorded a filing date by being referred to in the declaration. Accordingly, the amendments involved are those filed with the application papers or, in the case of a supplemental declaration, are those amendments claiming matter not encompassed in the original statement of invention or claims. See 37 C.F.R. 1.67.

(c) ☐ was described and claimed in PCT International Application No. \_\_\_\_\_ filed on \_\_\_\_\_ and as amended under PCT Article 19 on \_\_\_\_\_ *(if any)*.

## ACKNOWLEDGEMENT OF REVIEW OF PAPERS AND DUTY OF CANDOR

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. §1.56.

☐ In compliance with this duty there is attached an information disclosure statement in accordance with 37 C.F.R. §1.98.

## PRIORITY CLAIM (35 U.S.C. §119(a)-(d))

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed.

*(complete (d) or (e))*

(d) ☒ no such applications have been filed.

(e) ☐ such applications have been filed as follows.

NOTE: Where item (c) is entered above and the International Application which designated the U.S. itself claimed priority check item (e), enter the details below and make the priority claim.

**A. PRIOR FOREIGN/PCT APPLICATION(S) FILED WITHIN 12 MONTHS  
(6 MONTHS FOR DESIGN) PRIOR TO THIS APPLICATION  
AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. §119(a)-(d)**

COUNTRY (OR INDICATE IF PCT)	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 35 U.S.C. 119
			<input type="checkbox"/> YES <input type="checkbox"/> NO
			<input type="checkbox"/> YES <input type="checkbox"/> NO
			<input type="checkbox"/> YES <input type="checkbox"/> NO

**CLAIM FOR BENEFIT OF PRIOR U.S. PROVISIONAL APPLICATION(S)  
(34 U.S.C. §119(e))**

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below:

**PROVISIONAL APPLICATION NUMBER**

**FILING DATE**

\_\_\_\_\_  
\_\_\_\_\_

\_\_\_\_\_  
\_\_\_\_\_

**ALL FOREIGN APPLICATION(S), IF ANY FILED MORE THAN 12 MONTHS  
(6 MONTHS FOR DESIGN) PRIOR TO THIS U.S. APPLICATION**

NOTE: If the application filed more than 12 months from the filing date of this application is a PCT filing forming the basis for this application entering the United States as (1) the national stage, or (2) a continuation, divisional, or continuation-in-part, then also complete ADDED PAGES TO COMBINED DECLARATION AND POWER OF ATTORNEY FOR DIVISIONAL, CONTINUATION OR CIP APPLICATION for benefit of the prior U.S. or PCT application(s) under 35 U.S.C. §120.

## POWER OF ATTORNEY

As a named inventor I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith as follows:

Manny W. Schechter (Reg. No. 31,722); Terry J. Ilardi (Reg. No. 29,936); Christopher A. Hughes (Reg. No. 26,914); Edward A. Pennington (Reg. No. 32,588); John E. Hoel (Reg. No. 26,279); Joseph C. Redmond, Jr. (Reg. No. 18,753); Kevin M. Jordan (Reg. No. 40,277); Stephen C. Kaufman (Reg. No. 29,551); Jay. P. Sbrollini (Reg. No. 36,266); David M. Shofi (Reg. No. 39,835); Robert M. Trepp (Reg. No. 25,933); Louis P. Herzberg (Reg. No. 41,500); Daniel P. Morris (Reg. No. 32,053); Paul J. Otterstedt (Reg. No. 37,411); Louis J. Percello (Reg. No. 33,206); and Douglas W. Cameron (Reg. No. 31,596).

SEND CORRESPONDENCE TO:

DIRECT TELEPHONE CALLS TO:  
*(Name and telephone number)*

Rocco S. Barrese, Esq.  
DILWORTH & BARRESE  
333 Earle Ovington Boulevard  
Uniondale, New York 11553

Rocco S. Barrese  
(516) 228-8484


## DECLARATION

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.


## SIGNATURE(S)

NOTE: Carefully indicate the family (or last) name as it should appear on the filing receipt and all other documents.


Full name of **sole or first inventor** Stephan Alan COHEN

Inventor's signature  Date 1/24/00  
Country of Citizenship USA Residence Wappingers Falls, New York  
Post Office Address 12 Sabra Lane, Wappingers Falls, New York 12590


Full name of **second joint inventor** Timothy Joseph DALTON

Inventor's signature  Date 1/26/00  
Country of Citizenship USA Residence Ridgefield, Connecticut  
Post Office Address 72 Sarah Bishop Road, Ridgefield, Connecticut 06877-1215

Full name of **third joint inventor** John Anthony FITZSIMMONS

Inventor's signature  Date 1/26/00  
Country of Citizenship USA Residence Poughkeepsie, New York  
Post Office Address 51 Skyview Drive, Poughkeepsie, New York 12603

Full name of **fourth joint inventor** Stephen McConnell GATES

Inventor's signature  Date 1/24/00  
Country of Citizenship USA Residence Ossining, New York  
Post Office Address 22 Inningwood Road, Ossining, New York 10562



**CHECK PROPER BOX(ES) FOR ANY OF THE FOLLOWING  
ADDED PAGE(S) WHICH FORM A PART OF THIS DECLARATION**

- ☒ Signature for subsequent joint inventors.  
Number of pages added 2.
- ☐ Signature by administrator(trix), executor(trix) or legal representative for deceased or incapacitated inventor.  
Number of pages added \_\_\_\_\_.
- ☐ Signature for inventor who refuses to sign or cannot be reached by person authorized under 37 C.F.R. §1.47.  
Number of pages added \_\_\_\_\_.

\*\*\*

- ☐ Added pages to combined declaration and power of attorney for divisional, continuation, or continuation-in-part (CIP) application.  
Number of pages added \_\_\_\_\_.

\*\*\*

- ☐ Authorization of attorney(s) to accept and follow instructions from representative.

\*\*\*

If no further pages form a part of this Declaration then end this Declaration with this page and check the following item.

- ☐ This declaration ends with this page.

**ADDED PAGE TO COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR SIGNATURE BY FIFTH AND SUBSEQUENT INVENTORS**

Full name of **fifth joint inventor** Lynne M. GIGNAC

Inventor's signature Lynne M. Gignac Date 1/24/2000  
Country of Citizenship USA Residence Beacon, New York  
Post Office Address 1 Falconer Street, Beacon, New York 12508

Full name of **sixth joint inventor** Paul Charles JAMISON

Inventor's signature Paul Charles Jamison Date 1/26/2000  
Country of Citizenship USA Residence Hopewell Junction, New York  
Post Office Address 5 Ridge Road, Hopewell Junction, New York 12533

Full name of **seventh joint inventor** Kang-Wook LEE

Inventor's signature Kang Wook Lee Date 1/24/00  
Country of Citizenship Republic of Korea Residence Yorktown Heights, New York  
Post Office Address 393 Chestnut Court, Yorktown Heights, New York 10598

Full name of **eighth joint inventor** Sampath PURUSHOTHAMAN

Inventor's signature Sampath Purushothaman Date 1/24/2000  
Country of Citizenship USA Residence Yorktown Heights, New York  
Post Office Address 2075 Lavoie Court, Yorktown Heights, New York 10598

Full name of **ninth joint inventor** Darryl D. RESTAINO

Inventor's signature Darryl D. Restaino Date 1/26/2000  
Country of Citizenship USA Residence Modena, New York  
Post Office Address 14 Susi Oval, Modena, New York 12548

Full name of **tenth joint inventor** Eva SIMONYI

Inventor's signature *Eva Simonyi* Date 1/24/00

Country of Citizenship USA Residence Bronx, New York

Post Office Address 3400 Fort Independence Street, Apt. 9A, Bronx, New York 10463

Full name of **eleventh joint inventor** Horatio Seymour WILDMAN

Inventor's signature *Horatio S. Wildman* Date 1/27/00

Country of Citizenship USA Residence Wappingers Falls, New York

Post Office Address 11 Central Avenue, Wappingers Falls, New York 12590

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicants: Cohen et al. Examiner: Not yet assigned  
Serial No.: Not yet assigned Group: Art Unit Not yet assigned  
Filed: Concurrently herewith Docket: Y0999-573 (728-163)  
Dated: January 21, 2000

For: DIFFUSION BARRIER LAYER AND SEMICONDUCTOR  
DEVICE CONTAINING SAME

Assistant Commissioner for Patents  
Washington, D.C. 20231

**ASSOCIATE POWER OF ATTORNEY (37 C.F.R. §1.34)**


Sir:

Please recognize the following Associate Attorneys and/or Agents in this  
application:

**PETER G. DILWORTH**, Reg. No. 26,450; **ROCCO S. BARRESE**, Reg. No. 25,253;  
**DAVID M. CARTER**, Reg. No. 30,949; **PAUL J. FARRELL**, Reg. No. 33,494;  
**PETER DELUCA**, Reg. No. 32,978; **JEFFREY S. STEEN**, Reg. No. 32,063;  
**JOSEPH W. SCHMIDT**, Reg. No. 36,920; **RAYMOND E. FARRELL**, Reg. No. 34,816;  
**ADRIAN T. CALDERONE**, Reg. No. 31,746; **GEORGE M. KAPLAN**, Reg. No. 28,375;  
**RUSSELL R. KASSNER**, Reg. No. 36,183; **CHRISTOPHER G. TRAINOR**, Reg. No. 39,517;  
**GEORGE LIKOUREZOS**, Reg. No. 40,067; **JAMES M. LOEFFLER**, Reg. No. 37,873;  
**EDWARD C. MEAGHER**, Reg. No. 41,189; **SUSAN L. HESS**, Reg. No. 37,350;  
**MICHAEL P. DILWORTH**, Reg. No. 37,311; **PETER B. SORELL**, Reg. No. 44,349;  
**GLENN D. SMITH**, Reg. No. 42,156; **MICHAEL E. CARMEN**, Reg. No. 43,533;  
**HAROLD G. FURLOW**, Reg. No. 43,621; **KEVIN C. ECKER**, Reg. No. 43,600  
**THEODOSIOS THOMAS**, Reg. No. 45,159; and **DANIEL E. TIERNEY**, Reg. No. 33,461,  
each of them of **DILWORTH & BARRESE**, 333 Earle Ovington Boulevard, Uniondale,  
New York 11553.

Respectfully submitted,

Date: 2-7-2000

By:   
Daniel P. Morris  
Reg. No. 32,053  
International Business Machines Corporation